DETAILED NOTES ON AJM SLOT

As a result of enhanced interface width, we’re viewing very a larger percentage of the SoC staying taken up with the memory controllers. Nonetheless, what’s much more intriguing, is the fact that Apple now evidently employs two process level cache (SLC) blocks immediately guiding the memory controllers.I’m not throwing shade on Apple silicon.